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(57) ABSTRACT 
A method is disclosed that provides a self-aligned nitrogen-
implant particularly suited for a Junction Field Effect Tran-
sistor (JFET) semiconductor device preferably comprised of 
a silicon carbide (SiC). This self-aligned nitrogen-implant 
allows for the realization of durable and stable electrical 
functionality of high temperature transistors such as JFETs. 
The method implements the self-aligned nitrogen-implant 
having predetermined dimensions, at a particular step in the 
fabrication process, so that the SiC junction field effect tran-
sistors are capable of being electrically operating continu-
ously at 500° C. for over 10,000 hours in an air ambient with 
less than a 10% change in operational transistor parameters. 
20 Claims, 16 Drawing Sheets 
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METHOD FOR PROVIDING 
SEMICONDUCTORS HAVING 
SELF-ALIGNED ION IMPLANT 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation claiming the benefit of 
priority from U.S. patent application Ser. No. 12/584,497 
filed on Sep. 4, 2009 now U.S. Pat. No. 7,935,601, which is 
hereby incorporated by reference herein. 
ORIGIN OF THE INVENTION 
The invention described herein was made by an employee 
of the United States Government and may be used by or for 
the Government for governmental purposes without payment 
of any royalties thereon or therefor. 
FIELD OF THE INVENTION 
The invention relates to a method for fabricating semicon-
ductors. More particularly, the invention is a method that 
provides a self-aligned nitrogen-implant particularly suited 
for Junction Field Effect Transistors (JFETs) comprised of 
silicon carbide. The method provides silicon carbide JFETs 
that are capable of being electrically operated continuously at 
about 500° C. for over 10,000 hours in an air ambient allow-
ing less than a 10% change in operational transistor param-
eters. The method of the present invention produces semicon-
ductor devices that operate above 300° C. and are beneficially 
used in aerospace, automotive, industrial and energy produc-
ing systems. The method of the present invention provides 
semiconductor devices for aerospace combustion engine 
applications with operating temperatures approaching 600° 
C. 
BACKGROUND OF THE INVENTION 
As the reliable operating temperature envelope of inte-
grated silicon electronics has been expanded from 125° C. to 
temperatures above 200° C., these electronics have found 
beneficial use in aerospace, automotive, industrial and energy 
production systems. Further extension of the reliable opera-
tional envelope of semiconductor electronics above 300° C. is 
also expected to offer additional benefits to these industries, 
particularly in aerospace combustion engine applications 
where operating temperatures can approach or exceed 600° 
C. The emergence of wide band gap semiconductors includ-
ing silicon carbide (SiC), diamond, and gallium nitride 
(GaN), has enabled short-term electrical device demonstra-
tions at ambient temperatures from 500° C. to 650° C. How-
ever, these devices have previously not demonstrated suffi-
cient long-term durability when electronically operated at 
these high temperatures to be considered viable for most 
envisioned applications. It is desired to provide a method for 
fabricating semiconductor devices that may be successfully 
operated continuously at temperatures of at least 500° C. for 
over at least 10,000 hours in air ambient with no more than a 
10% change in operational transistor electrical parameters. 
OBJECTS OF THE INVENTION 
It is a primary object of the present invention to provide a 
method for fabricating semiconductor devices that may be 
successfully operated at temperatures of at least 500° C. for 
over 10,000 hours air ambient allowing for no more than a 
10% change in operational transistor parameters. 
It is another object of the present invention to provide for 
Junction Field Effect Transistors (JFETs) semiconductor 
5 devices comprised of 6H SiC material or 4H SiC material 
and that may successfully operate at temperatures of at least 
500° C. for at least 10,000 hours. 
It is another object of the present invention to provide a 
method for forming JFET devices used for integrated circuit 
10 applications that are successfully operated at temperatures of 
at least 500° C. for over at least 10,000 hours allowing for no 
more than 10% change in operational circuit electrical param-
eters. 
15 	 SUMMARY OF THE INVENTION 
The present invention provides a process and the benefits 
therefrom for forming a foundation element for semiconduc-
tor devices. The semiconductor devices may be successfully 
20 operated at temperatures in excess of 500° C. for prolonged 
durations exceeding thousands of hours. The method com-
prises the steps at a) providing a wafer of a wide band gap 
serving as a substrate; b) growing a first epitaxial layer of 
p-type wide band gap material on the substrate with  doping 
25 density less than about 2x10 17 , CM 3 ; c) growing a first epi-
taxial layer of n-type wide band gap material with the n-type 
epilayer having a predetermined doping density, which 
exceeds twice the p doping density of the first epitaxial layer 
of p-type wide band material and with a preselected n-type 
30 epilayer thickness, wherein the n-type epilayer doping den-
sity and said n-type epilayer thickness being selected to pro-
vide a desired junction field effect transistor threshold volt-
age. 
The method further comprises the steps of, d) growing a 
35 first epitaxial layer of a highly conductive p+ type wide band 
gap material of p+ thickness which is less than the preselected 
n-type epilayer thickness, the first epitaxial layer of p+ type 
wide band gap material having a p+ doping density selected to 
be greater than about twice the n-type epilayer doping den- 
40 sity, the growing of the first epitaxial p+ type wide band gap 
material being on top of the growing of the first epitaxial layer 
of n-type wide band gap material; e) depositing and pattern-
ing a first masking layer of first masking thickness on top of 
the first epitaxial layer of highly conductive p+ type material, 
45 so as to form a first element of a p+ gate region; f) etching so 
as to (1) remove all of the first epitaxial layer of the highly 
conductive p+ type wide band gap material, except for a 
portion laying under the first masking layer so as to form a 
second element of the p+ gate region with the second element 
50 of the p+ gate region having a top surface, the etching also (2) 
removing a portion of the top surface of the epitaxial layer of 
the first epitaxial layer of n-type wide band gap material, so as 
to form an exposed n-type wide band gap material surface, the 
etching also leaving a portion laying under the second ele- 
55 ment of said p+ gate region that forms a third element of the 
p+ gate region, wherein the first, second and third elements 
form the p+ gate region. 
The method further still comprises the steps of. g) perform- 
ing a self-aligned implant of n-type dopant into self-aligned 
60 implant region that is provided by as union of both the 
exposed n-type wide band gap material surface and the first 
element of the p+ gate region, the self-aligned implant having 
a region abutting said p+ gate region, the self-aligned implant 
of n-type dopant further having a (1) a first peak doping (2) a 
65 first peak depth, and (3) a first straggle into the p+ gate region, 
the self-aligned implant further having (4) a second peak 
doping (5) a second peak depth, and (6) a second straggle into 
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the n-type epitaxial layer of n-type wide band gap material 
beneath the exposed n-type wide band gap material surface, 
wherein the sum of the first peak depth plus the first straggle 
is less than the sum of said p+ thicknesses of the highly 
conductive p+ type wide band material and the first masking 
thickness; the first peak doping being less than 50% of the p+ 
doping density of the highly conductive first epitaxial layer of 
highly conductive p+ type wide band gap material, and said 
second peak doping being greater than twice the n-type epil-
ayer doping density. 
The method further comprises the steps of. h) depositing 
and patterning a second masking layer on selected portions of 
(1) the p+ gate region and (2) the implant region abutting the 
p+ gate region and extending outward therefrom; i) etching so 
as to form a n-channel mesa by progressively removing all of 
the p-type, n-type and p+ type wide band gap material to a 
depth that removes all of the first epitaxial layer n-type wide 
band gap material except in predetermined regions beneath 
one or both of the first or second masking layer. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG.1 is composed of FIGS. lA and 113, wherein FIG. lA 
is a first embodiment in which a substrate is first provided and 
then three (3) epitaxial layers are grown all with precise 
control of doping and also providing precise control of thick-
nesses thereof; and wherein FIG. 1B is an alternative embodi-
ment having an additional layer acting as a buffer layer for 
selected circuit applications. 
FIG. 2 illustrates the preparation of a first element of a p+ 
gate region by the depositing and patterning of a first masking 
layer. 
FIG. 3 illustrates the preparation of the second and third 
elements of the p+ gate region by the use of a etch, preferably 
a reactive ion etch, into two of the three epitaxial layers of 
FIG. 1A. 
FIG. 4 is composed of FIGS. 4A and 413, wherein FIG. 4A 
is a cross-section view and FIG. 48 is a top view. More 
particularly, FIG. 4 illustrates the self-aligned ion implant of 
nitrogen n-type dopant that is of particular importance to the 
present invention. 
FIG. 5 is composed of FIGS. 5A and 513, wherein FIG. 5A 
is a cross-sectional view and FIG. 5B is a top view. More 
particularly, FIG. 5 illustrates the formation of a second pat-
terned mask layer deposited on the top of the first element of 
the p+ gate region and extending outward therefrom to define 
the extent of a n-channel region to be defined by subsequent 
etching. 
FIG. 6 is composed of FIGS. 6A and 613, wherein FIGS. 6A 
and 6B are respectively cross-sectional and top views. More 
particularly, FIG. 6 illustrates the formation of the n-channel 
mesa involving the etching, preferably reactive ion etch, of 
the self-aligned nitrogen-implant and the epitaxial layers of 
the device not protected by first or second masking layers 
illustrated in FIG. 5. 
FIG. 7 is composed if FIGS. 7A and 713, wherein FIG. 7A 
is a cross-sectional view and FIG. 7B is a top view. More 
particularly, FIG. 7 illustrates the device of FIG. 6 as having 
been stripped of its first and second masking layers. 
FIG. 8 illustrates a deposition and patterning of a third 
masking layer for source/drain implant-screening, preferably 
formed of a silicon material, onto the device of FIG. 7. 
FIG. 9 illustrates the device of FIG. 8 as having a source 
and drain ion implants deposited therein. 
FIG. 10 illustrates the device of FIG. 9 as having been 
stripped of its source/drain implant-screening third masking 
layer. 
DETAILED DESCRIPTION OF THE PREFERRED 
50 	 EMBODIMENTS 
In general, the present invention relates to a method for 
fabricating semiconductive devices. More particularly, the 
present invention relates to fabricating silicon carbide (SiQ 
55 Junction Field Effect Transistors (JFETS) that have durable 
and stable electrical functionality at high temperatures. The 
JFETS of the present invention may be continuously operated 
at a temperature of at least 500° C. for over 10,000 hours and 
in an air ambient allowing for less than a 10% change in 
60 operational transistor parameters. Specifically, the method of 
the present invention provides a self-aligned nitrogen-im-
plant, which is of particular importance to the present inven-
tion and that allows for the durable and stable electrical func-
tionality of JFETS. The present invention may be described 
65 with reference to FIGS. 1A-21, all of which are cross-sec-
tional views partially showing the central regions thereof and 
some (FIGS. 4-8) of which also have top views thereof. 
4 
FIG. 11 illustrates the device of FIG. 10 as having a dielec-
tric layer for layers) deposited thereon with via holes pat-
terned into the dielectric layer (or layers). 
FIG. 12 illustrates the device of FIG. 11 and as having 
5 deposited thereon an ohmic contact metallization layer for 
layers), wherein electrical contact to the source and drain ion 
implanted SiC is made where patterned, via holes, in the 
dielectric permit intimate contact of the implanted SiC and 
the ohmic contact metallization layer. 
l0 	 FIG. 13 illustrates the device of FIG. l2 after further depos- 
iting and patterning a fourth mask layer for defining where the 
ohmic contact metal layer for layers) will be preserved during 
a subsequent etching process. 
15 
	
FIG. 14 illustrates the device of FIG. 13 as following etch- 
ing that removes areas of the ohmic metal contact layer for 
layers) that were not residing beneath the patterned fourth 
mask layer and also as following subsequent removal of the 
fourth mask layer. 
20 
	
FIG. 15 illustrates the device of FIG. 14 as having a second 
dielectric insulating layer for layers) deposited and patterned 
etched, via holes through certain regions of this dielectric 
insulating layers(s). 
FIG. 16 illustrates the device of FIG. 15 as having a first 
25 interconnecting metal layer deposited and patterned thereon. 
FIG. 17 illustrates the device of FIG. 16 as having a dielec-
tric insulating layer (or layers) deposited and patterned etched 
of via holes through certain regions of this dielectric insulat-
ing layers(s). 
30 	 FIG. 18 illustrates the device of FIG. 17 as having a second 
interconnecting metal layer deposited and patterned thereon. 
FIG. 19 illustrates the device of FIG. 18 as having a final 
dielectric insulator pas sivation layer (or layers) deposited and 
patterned etched, via holes through certain regions of this 
35 passivation layers(s), 
FIG. 20 illustrates the device of FIG. 19 as having a bond 
pad metal layer placed thereon. 
FIG. 21 is composed of FIGS. 21A, 21B and 21C cumula-
tively shows a simplified schematic cross-section of a JFET 
40 fabricated in accordance with the practice of the present 
invention. 
FIG. 22 illustrates a simplified schematic cross-section of a 
prior art HET not having the benefits of the present invention. 
FIG. 23 is composed of FIGS. 23A and 23B and 23C and 
45 cumulatively represent a simplified schematic cross-section 
of another 7FET prior art device not having the benefits of the 
present invention. 
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FIG. 1A illustrates a wafer 10 having thereon epitaxial 
layers 12, 14, 16, which are grown using conventional tech-
niques. However, the epitaxial layers 12,14 and 16 are grown 
in a precise manner, so as to accurately control the doping and 
thickness which are of critical importance to circuit opera-
tion. The growing of epitaxial layers 12,14 and 16 (as well as 
12' of FIG. 113, to be discussed) may be accomplished using 
commercially available equipment. The wafer 10 serves as a 
substrate and has a thickness of about 400 micrometers. The 
substrate 10 is comprised of a SiC material (known in the art) 
and is a single-crystal type. The device to be described can be 
implemented in any commercially available polytypes of SiC 
material that are commercially available (know in the art), 
especially including 4H—SiC, 6H SiC,and3C—SiC poly-
types. As used herein the terms "doping density," "doping 
concentration," and "doping level" are used in interchange-
able manner. Furthermore, the conductivity character of the 
substrate 10 can be n-type, p-type, or "insulating" (known in 
the art). Still further, the substrate 10, as well as layers 12, 14, 
and 16 is of a wide band gap material including silicon car-
bide (SiC) diamond, and gallium nitrides previously dis-
cussed in the `Background" section. 
The layer 12 is of a p-type material and is also grown by 
using a p-type dopant concentration of less than about 2x 10 17 
CM 3 . Preferably, the p-type dopant concentration is less than 
1 x1016 CM  -3 with a thickness exceeding 4 micro-meters, but 
less than 30 micro-meters. More particularly, the range of the 
p-type dopant concentration is in the range from 1 x 1012 CM  -3 
to 1 x1017 CM-3  . The growth of well-controlled SiC epitaxial 
layers, including controlled introduction of p-type impurities, 
such as aluminum or boron to the desired concentrations in 
the crystal, is know in the art. 
The layer 14 is an epitaxial layer of n-type material and is 
preferably grown using a doping level of about 1-2x 10 17 CM 3 
and is also grown to have a thickness in the range of about 0.2 
to 0.4 micro-meters. This layer may subsequently be referred 
to herein as the "channel layer." 
The first epitaxial layer 14 of n-type is of a wide band gap 
material and is grown on top of the first epitaxial layer 12 of 
p-type wide band gap material, with n-type epilayer doping 
density exceeding twice the p doping density of the first 
p-type epitaxial layer 12. The first n-type epitaxial layer 14 
has a particular selected n-type epilayer thickness, wherein 
both the n-type epilayer doping density and the n-type epil-
ayer thickness are both selected to provide a desired junction 
field effect transistor threshold voltage as is known in the art. 
It is well known in the art that the threshold voltage V T of an 
n-channel JFET is the amount of voltage that needs to be 
applied to the p+ gate terminal of a JFET for the JFET channel 
to transition from conducting "turned-on" state that carries 
current between the source and drain electrodes to blocking 
"turned-off" state that prevents current flow between the 
source and drain electrodes. The threshold voltage of a JFET 
is well known to be linked to the doping levels of epilayers 12, 
14, and 16, as well as the thickness of layer 14. More particu-
larly, the threshold voltage V T of an n-channel JFET fabri-
cated by these layers is known to be approximated to first 
order by equation (1) given below 
6 
density of the p+ gate epilayer (in number of dopant atoms/ 
CM 3) 16, ND is the donor doping density of the n-channel 
epilayer (also in CM-3)  14, ES is the semiconductor dielectric 
constant (about 8.5x10 -13 Farads/cm for SiC) and D is the 
5 thickness of the n-channel epilayer 14 (in cm). Note that the 
above approximation assumes that p-type doping density of 
p-epilayer 12 is much smaller than the doping density layer of 
n-channel epilayer 14 so that its contribution to V T is insig-
nificant (and thus omitted from the V T approximation equa- 
io tion (1)). 
The epitaxial layer 16 is of a p+ type and is grown using a 
doping level in the range of 1018 CM  -3 to about 1022  CM 3 . 
Preferably the epitaxial layer 16 is grown to have a thickness 
in the range of about 0.1 to about 0.5 micro-meters. The first 
15 epitaxial layer of p+ 16 is of a highly conductive p+ type wide 
band gap material and has a p+ thickness less than the selected 
n-epilayer 14 thickness, but within 50% of half the thickness 
of n-epilayer 14. Further, the first p+ epitaxial layer 16 pref-
erably has a p+ doping density which is preferably selected to 
20 be greater than about twice the n-type epilayer 14 doping 
density. The first p+ epitaxial layer 16 is grown on top of the 
first epitaxial layer 14 of n-type wide band gap material. The 
p+ layer 16 may subsequently herein be referred to as the "p+ 
gate layer." As will be described hereinafter, the relatively 
25 high doping concentration present in this layer 16 is of impor-
tance to subsequent operation of the JFET. Another embodi-
ment of the present invention may be described with refer-
ence to FIG. 1B. 
FIG. 1B illustrates all the elements 10, 12, 14 and 16 of 
3o FIG. 1A with the addition thereof an epitaxial layer 12'. This 
p+ type buffer epitaxial layer 12 may be a wide band gap 
material and is of a p+ type material having a thickness of 
about 0.5 to 1 micrometer. The p+ buffer epitaxial layer 12' is 
grown by utilizing a doping level of about 1018 CM  -3 to 109 
35 CM-3  . As seen in FIG. 113, the p+ buffer epitaxial layer 12' is 
interposed between the substrate 10 and p-type epitaxial layer 
12. The layer 12' serves as a buffer layer for selected opera-
tions. 
As is known in the art, each junction of p-type semicon- 
4o ductor with n-type semiconductor forms anelectrical pnjunc-
tion whose electronic properties vitally enable successful 
semiconductor electronic devices including transistors. Dif-
ferent approaches to carry out the transitions from p-type to 
n-type material are known in the art, and include linear and 
45 non-linear grading of dopant concentration and insertion of 
lightly-doped thin regions between p and n layers. It should 
be readily understood to those skilled in the art that these 
known prior-art modifications to any of the pn junctions illus-
trated in FIG. 1A and FIG. 1B could be implemented. These 
50 modifications would produce slightly more complicated epil-
ayer structures than those depicted in FIGS. 1A and 113, 
which could also be used in the practice of the present inven-
tion. The embodiments of both FIGS. 1A and 1B may be 
further described with reference to FIG. 2. 
55 	 FIG. 2 schematically illustrates a first masking layer 18 
which preferably has a thickness of about 0.1 to 0.5 microme-
ters and is deposited and patterned on top of the p+ gate 
epitaxial layer 16, of high conductive p+ type material. The 
first masking layer 18 is created by the use of conventional 
6o deposition and photolithographic patterning techniques 
known in the art. More particularly, a patterned masking, such 
as nickel or aluminum, is deposited and patterned with stan-
dard photolithographic liftoff (preferred) or etching to form 
the first masking layer 18. The first layer 18 is further 
65 arranged as shown in FIG. 3. 
FIG. 3 illustrates the first masking layer 18 as being a first 
element of a p+ gate region 20 further comprising second and 
kTN A ND 	 gND D2 	 fit) VT = 4 14 
n2 - 
where q is the electron charge constant (1.6x10 -19 
Columbs), k is the Boltzman constant (1.38x10 -23 Joules/ 
Kelvin), T is the temperature (in Kelvin), N, is the doping 
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third elements 16A and 14A. The element 16A is created by 
selective etching (known in the art) of epitaxial layer 16 
thereby leaving element 16A which is directly located under 
first masking layer 18. The element 14A is formed by con-
tinuing the selective etching slightly beyond the pn junction 
interface of layers 16A and 14A. The selective etching is in 
regions not beneath first masking layer 18 and this forms 
exposed n-type wide band gap material surface 1413, which is 
utilized by self-aligned nitrogen implant 22, to be further 
described hereinafter with reference to FIG. 4. The elements 
16A and 14A respectively, form the second and third seg-
ments of the p+ gate region 20. The p+ gate region 20 is 
further arranged and may be further described with reference 
to FIG. 4, which is composed of FIGS. 4A and 4813, wherein 
FIG. 4A is a cross-section view taken along dashed line 13-13' 
of FIG. 48 and FIG. 48 is a top view. 
FIG. 4 illustrates the formation of a self-aligned nitrogen-
implant 22, which is of particular importance to the present 
invention. In contrast to other ion implantation process steps 
(to be described later) this self-aligned ion implant step 22 
beneficially does not require any additional masking or pho-
tolithography beyond what was already carried out to define 
first masking layer 18 and the first 16A and second 14A 
elements of p+ gate region 20 previously described. In other 
words, the wafer, such as substrate 10, with devices as illus-
trated in FIG. 3 can be placed straight into an ion implanter 
(equipment known in the art) and suitably implanted to reach 
the schematic cross-section of FIG. 4A. This direct placement 
into an ion implanter provides a more streamlined and cost-
effective implantation step 22 than possible for implantation 
process step requiring its own (separate) patterned masking 
layer (such as source and drain ion implantation step to be 
described later with respect to FIGS. 8-10) 
A further important benefit of performing the self-aligned 
ion implantation at this stage of the process (i.e., with device 
cross-section as shown in FIG. 3) compared to prior art pro-
cesses, is that the dopant ions, associated with the self-aligned 
nitrogen-implant 22, can be implanted to greater depth an 
with greater dose (i.e., concentration) into the exposed 
n-channel regions 14B that are not beneath the p+ gate layer 
16A. These important benefits to device performance are to 
be further described with respect to FIGS. 21-23. 
These dopant ion depth and dose considerations are 
enabled by the process sequence that provides for the pres-
ence of both the first masking layer 18 and the first element 
16A of the p+ gate region that cooperatively act as a thicker 
self-aligned implant mask than prior art processes. Such a 
thicker self-aligned implant mask better prevents implanting 
ions, associated with the self-aligned nitrogen-implant 22, 
from undesirably reaching the electrically critical n-channel 
epitaxial layer 14A that resides directly underneath the p+ 
element 16A. The arrangement in turn permits higher energy 
and higher dose self-aligned ion implantation to be achieved 
in n-channel regions 14B without compromising (i.e., unde-
sirably changing) the electrical properties of n-channel 
regions 14A beneath the p+ gate layer 16A. Additional ben-
efits of performing the self-aligned ion implantation at this 
stage of the process, which lead to overall process simplifi-
cation, will become apparent later herein with respect to 
subsequent descriptions related to FIG. 6 and FIG. 10. 
The self-aligned nitrogen-implant 22 is formed by ion 
implanting an n-type dopant, preferably nitrogen in the case 
where the wide band gap material is a polytype of SiC, into 
the top surface of the device, as shown in simplified schematic 
in FIG. 4. The self-aligned implant 22I of a n-type dopant 
placed into a self-aligned implant region provided by (as seen 
in FIG. 4A) a union of both the uncovered wide band gap 
8 
material 14B and the first element 18 or layer 16A. The 
self-aligned implant 22 has a region abutting the p+ gate 
region 20. The implantation of the self-aligned nitrogen-im-
plant 22 is preferably carried out at room temperature to avoid 
5 interfacial reactions between the first etch mask 18 (that will 
be subsequently stripped) and top wide band gap material 
surface of the p+ gate element 16A. However, the self-aligned 
implant of nitrogen dopant may be carried out at a tempera-
ture in the range of minus 55° C. (-55°) to plus 200° C. (+200° 
to C.). 
In one embodiment, a nitrogen implantation at 70 keV ion 
energy and 3.6xI012 CM  -2 dose (known in the art) may be 
employed. The self-alignment structure of the implant 22 has 
15 some general similarity to self-aligned implants known in the 
art of silicon MOSFET manufacture, such as the nitrogen 
implant described in U. S. Pat. No. 5,953,632. However, these 
prior art processes are not applicable to the formation of wide 
band gap HET process described herein and these prior art 
20 processes do not enable prolonged and stable operation of 
transistors at 500° ambient temperature. 
The implantation of dopant ions is known in the art of 
semiconductor device manufacture. A general overview of 
the ion implantation process can be found in textbooks of the 
25 art including Chapter 5 of Introduction to Micoelectronic 
Fabrication by Richard C. Jaeger, (Addison-Wesley Publish-
ing, Reading, Mass., 1988). As described in the Jaeger chap-
ter, it is important to note that implantation at a single energy 
(i.e., 70 keV) results in a "hill-like" (Gaussian) implanted 
3o dopant versus depth into the solid (semiconductor), to be 
further described withrespectto FIGS. 21-23. This "hill-like" 
configuration is not indicated by the simplified depiction of 
the implanted layer 22 in the drawings of FIGS. 4 -20. It is also 
35 known in the art that post-implantation annealing of the semi-
conductor at high temperature is needed for ion-implanted 
dopants to successfully "activate" to their desired electrical 
properties. 
As will be described with reference to FIGS. 21-23, the 
40 self-aligned implant 22 of n-type dopant has a (1) a first peak 
doping (2) a first peak depth, and (3) a first straggle depth into 
the first etch mask 18 and p+ element 16A forming part of p+ 
gate region 20. The self-aligned implant 22 further has (4) a 
second peak doping (5) a second peak depth, and (6) a second 
45 straggle depth into the n-type epitaxial layer of n-type wide 
band gap material located beneath the exposed n-type wide 
hand gap material surface 1413, wherein the sum of the first 
peak depth plus the first straggle is less than the sum of the p+ 
thicknesses and the first masking thickness; the first peak 
5o doping being less than 50% of the p+ doping density of the 
highly conductive first epitaxial layer of highly conductive p+ 
type wide band gap material. Further, the second peak doping 
is greater than twice the n-type epilayer 14 doping density. 
The continued formation of the device of the present inven- 
55 tion may be further described with reference to FIG. 5, which 
is comprised of schematic cross-section FIG. 5A taken across 
dashed line B-B' of the top view of the device shown in FIG. 
5B. 
FIG. 5A shows a schematic cross-section illustrating the 
60 element 16A of the p+ gate region 20, as well as selected 
portions 22B of the nitrogen implanted region 22. The 
selected region 22B abuts the p+ gate region 20 and extends 
outward therefrom The selected region 22B has a second 
masking layer 24 deposited thereon. FIG. 5B shows the top 
65 view of this same device illustrating that some lateral regions 
of first masking layer 18 are covered by second masking layer 
24, whereas other lateral regions of first masking layer 18 are 
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not covered by second masking layer 24. The portion of the 
implant 22 covered by the masking layer 24 is indicated in 
phantom by symbol 22B. 
The depositing and patterning of the second masking layer 
24 is preferably accomplished using the same material and 
processing that formed first masking layer 18. In particular, a 
(known in the art) liftoff photolithographic patterning process 
is preferred as this permits complete preservation of uncov-
ered first masking layer 18 during patterning of second mask-
ing layer 24. The overall etch mask defined by the union of 
first 18 and second 24 masking layers defines the lateral 
extent of the electrically active area of the JFET, as will be 
described with reference to FIG. 6. 
FIG. 6 is comprised of schematic cross-section FIG. 6A 
and top view FIG. 613, wherein dashed line BB in FIG. 6B 
illustrates the cut-line for the cross-sectional illustration in 
FIG. 6A. In particular, FIG. 6A shows the resulting cross-
sectional structure of the device of FIG. 5 after etching is 
performed, so as to remove all the n-channel epitaxial layer 14 
including region containing self-aligned nitrogen implant 22, 
except for beneath either the first 18 or second 24 masking 
layer. Beneath the second masking layer 24 implanted regions 
22B remain that are abutting the p+ gate region 20 and extend-
ing outward therefrom. The etching that removes the n-chan-
nel epitaxial layer 14 forms layer 14B shown in FIG. 6A. 
To ensure proper electrical performance while accounting 
for the possibility of some process variation in etching depth 
across the wafer, such as substrate 10, this etch of FIG. 6 also 
slightly penetrates the underlying p-epilayer 12 shown now in 
FIG. 6 by symbol 12A. This etching step forms the JFET 
n-channel 14B, with a channel-to-substrate pn junction 13A 
at the bottom, that electrically isolates adjacent JFET transis-
tors fabricated on the same substrate chip from each other as 
desired during the manufacture of transistor integrated circuit 
chips. The electrical rectifying properties of the channel-to-
substrate pn junction 13A and gate-to-channel pn junction 
11B (also shown in FIG. 6A) are both known in the art as 
being important to obtaining good JFET electrical function-
ality. This etching step of FIG. 6. A produces a surface 12A 
and a segment 12B of p-type material, wherein segment 12B 
is located directly under the n-channel epitaxial layer 14B. 
The etching of wide band gap material, such as layers 12 and 
14, removes self-aligned implant 22 and the epitaxial layers 
(part of 12 and all of 14) from regions not protected by either 
first 18 or second 24 etch masking layers. The etching is 
preferably accomplished by utilizing a reactive ion etch 
known in the art. 
FIG. 7 is composed of schematic cross-section FIG. 7A 
and top view FIG. 713, wherein dashed line B-B' in FIG. 7B 
illustrated in the cut-line for cross-sectional illustration in 
FIG. 7A. FIG. 7A shows the device of FIG. 6 having been 
stripped of the first and second masking layers 18 and 24 
respectively. 
The overall structure of FIG. 7 is identified by reference 
number 26. The element 26 serves as a foundation element for 
the further fabrication of JFET semiconductor devices that 
may be operated at temperatures of at least 500° C. for a 
duration of 10,000 hours, while only suffering no more than 
10% in operational transistor parameters. 
The foundation element 26 embodying the improved self 
aligned nitrogen implant 22B is of particular importance to 
the present invention and advantageously differs from prior 
art methods. One such prior art method is described in a 
technical article of "P. G. Neudeck, G. M. Beheim, and C. S. 
Salupo, entitled "600° C. Logic Gates Using Silicon Carbide 
10 
JFET's," and published in Government Microcircuit Appli-
cation Conference Technical Digest, Anahiem, Calif., 2000, 
pp. 421-424. 
Unlike prior art methods, the self-aligned nitrogen-implan- 
5 tation step shown in FIG. 4 is carried out immediately fol-
lowing gate region 20 etching of FIG. 3 and prior to mesa 
pattern definition etching of FIG. 6. Prior art disclosed in the 
previously mentioned technical article of P. G. Neudeck et al 
carries out its self-aligned implant, after n-channel mesa pat- 
io tern definition and after source/drainnitrogen-implantationto 
be further described herein. This immediate etching of the 
present invention provides the benefits mentioned above and 
given in the descriptions of FIGS. 3, 4, 5, 6, 7, and 21 (to be 
described). 
15 	 Still further, the self-aligned nitrogen-implantation step, 
shown in FIG. 4, is carried out at room temperature, unlike 
some prior art SiC processes that are carried out at high 
temperatures. Equipment necessary to perform the steps of 
FIG. 4, operating at room temperature for nitrogen-implan- 
20 tation, is readily available in the semiconductor industry, 
whereas prior art processes carried out at a 600° C. high 
temperature for nitrogen implantation requires specialized 
equipment with less availability and higher, cost. 
Further still, the self-aligned nitrogen-implant 22 of FIG. 4 
25 can be carried out with a single source of implant energy and 
dosage which is unlike some prior art processes that use 
multiple implant energies and multiple doses. 
Moreover, the self-aligned nitrogen-implant 22 of FIG. 4 
has deeper penetration, relative to prior art processes, created 
so by higher implant energy and more dopant dose; for example, 
3.6x10 12 CM-2  , dose of nitrogen atoms at an implant energy of 
70 keV into the n-channel regions of layer 14B not under-
neath p+ gate element region 16A. This deeper penetration 
beneficially enables (a) minimization of vertical electric 
35 fields along the surface (particularly at the drain end elec-
trode) of a JFET, (b) improved immunity of the JFET from 
charge trapping occurring along the top of the JFET surface 
while at the same time (c) maximizing the peak operating 
voltages of the JFET relative to shallower self-aligned 
40 implants of a comparable nitrogen implant dose. These ben-
efits of the present invention, yielded by the method of the 
present invention, over the products of prior art processes are 
to be further described hereinafter with reference to FIGS. 
21-23. 
45 	 It should now be appreciated that the present invention 
provides a foundation element 26, shown in FIG. 7, upon 
which further processing steps, to be further described with 
reference to FIGS. 8-20, may be performed so as to provide 
semiconductor devices, e.g., JFETs having durable and elec- 
50 trical functionality at extremely high temperatures. The foun-
dation semiconductor device of FIG. 7 and additional fabri-
cating steps performed thereon, may be further described 
with reference to FIG. 8. 
FIG. 8 shows the schematic cross-section of the foundation 
55 element 26 of FIG. 7 as having deposited thereon an implant-
masking layer 28, preferably comprised of silicon material 
and having a thickness of about 0.6 to 1 micrometers. The 
implant-masking layer 28 has a central region 28A and a side 
regions 28B. The implant-masking layer 28 is deposited and 
60 patterned using conventional techniques known in the art, so 
as to cover almost all of the top surface except for JFET 
source and drain electrode regions 30 and 32. The formation 
of source and drain electrodes 30 and 32 may be further 
described with reference to FIG. 9. 
65 	 FIG. 9 shows the formation of electrode 30 serving as a 
source electrode and electrode 32 serving as a drain electrode. 
The patterned source and drain electrodes 30 and 32 are 
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provided by patterned ion implantation, wherein the pattern is 	 Similarly, the lip portion 34132 also covers an outer edge 
	
provided using the implant masking layer 28 with more spe- 	 portion of electrode 30 and the outer edge portion 22132 of the 
	
cifically an implanted region 23A assigned to electrode 30 	 self aligned nitrogen implant portion 22B. Further, the inner 
	
and 2313, assigned to electrode 32. The patterned ion implant 	 portion 34A of the insulating dielectric layer 34 has lipped 
23 is herein termed an n-type electrode ion implant that is 5 portions 34A1 and 34A2 that respectively cover the edge 
patterned by masking layer 28. 	 portions of drain electrode 32 and source electrode 30. In 
	
The source and drain ion implant 23A and 23B may be 	 addition, the insulating dielectric layer 24 has a portion 34A 
	
accomplished by commercially available ion implantation 	 which covers the first and second elements 14A and 16A 
	
equipment, or by purchasing ion implantation service from a 	 associated with the p+ gate region 20. The device of FIG. 11 
commercial service vendor such as Implant Sciences Corpo-  io is further subjected to fabrication steps, which may be 
	
ration of Wakefield, Mass. The ion implant is provided so that 	 described with reference to FIG. 12. 
	
n-type doping level of about 10 20 CM-3 is achieved. In order 	 FIG. 12 shows the source electrode 30 as having a via- 
	
for a HET to be formed and function as known in the art, these 	 exposed region 30A and, similarly, the drain electrode 32 as 
	
implanted electrodes 30 and 32 reside on opposite sides of the 	 having a via-exposed region 32A. FIG. 12 further shows the 
p+ gate 20 and are implanted (i.e., connected to) the n-chan-  15 via-exposed regions 30A and 32A, as well as all of the first 
	
nel on opposite sides of the p+ gate 20. High doping level at 	 dielectric insulating layer 34, as having deposited thereon an 
	
the top surface of electrodes 30 and 32 is desired to assist 	 ohmic contact metal 36 having a central region 36A and an 
	
easier formation of metal contacts to these regions 30 and 32, 	 outer region 36B. The desired placement of the ohmic contact 
	
to be described later with respect to FIGS. 12, 13, and 14. For 	 metal layer 36 is obtained by first masking and etching the 
the ease of transistors implemented in the polytypes of SiC, 20 thermal layer 34 creating the central regions 30A and 32A, as 
	
preferably the ion implants for source and drain electrodes 30 	 was described withrespect to FIG. 11, and then depositing the 
	
and 32 respectively, are nitrogen implanted at an elevated 	 ohmic contact metal layer 36, which is preferably comprised 
	
temperature of about 600'C. The device of FIG. 9 is then 	 of Ti/TaSi2/Pt metallization layers. This contact metal layer 
	
stripped of its ion implant-masking layer 28 by conventional 	 may be deposited as described in the prior art technical article 
techniques with the resulting device shown in FIG. 10. 	 25 of Okojie et al (R. S. Okojie, D, Lukoo, Y. L. Chen, and D. J. 
	
The stripped device of FIG. 10 is then in annealed at a high 
	
Spry, "Reliability Assessment of Ti/TaSu 2/Pt Ohmic Con- 
	
temperature, preferably a temperature of 1,000° C. to 1,400° 	 tacts on SiC After 1000 h at 600° C.," Journal of Applied 
	
C. for the case of nitrogen implanted in to SiC, so as to 	 Physics, vol. 91, no. 10, pp. 6553-9559, 2002. Other metal- 
	
activate the ion implants embodied in the source and drain 	 lization schemes may also be employed, so long as they are 
electrodes 30 and 32 respectively. As is known in the art, the so able to function reliably at desired high temperature for 
	
use of temporary capping layers, annealing crucibles, and or 	 desired prolonged operating times. The device shown in FIG. 
	
growth precursor environments (such as silane environments 	 12 is further fabricated and which may be further described 
	
for SiQ may be used to minimize possible degradation of the 	 with reference to FIG. 13. 
	
semiconductor surfaces during high temperature ion implan- 	 FIG. 13 shows a patterned contact masking layer 38, pref- 
tation activation annealing. As most clearly seen in FIG. 10, 35 erably made of aluminum having portions of 38A and 38B as 
	
the device thereof has portions 22131 and 22132 of self-aligned 
	
being deposited and patterned on selected portions of the 
	
nitrogen-implant portion 22B associated with electrode 30 	 central region of ohmic metal layer 36 that overlay via 
	
and portions 22134 and 22135 are associated with electrode 32. 	 exposed regions 30A and 32A illustrated in FIG. 12. The 
	
The annealed device of FIG. 10 is further fabricated and 
	
deposition and photolithographic patterning of such layers is 
which may be further described with reference to FIG. 11. 4o known in the art, using either a patterned etch process or a 
	
FIG. 11 illustrates that the device of FIG. 10 with a pat- 	 liftoff process both of which are known in the art. More 
	
terned first dielectric insulating layer 34 added thereon pref- 	 particularly, FIG. 13 shows the patterned contact masking 
	
erably comprised of S'0 2 . In some embodiments the S'0 2 	 layer 38, preferably comprised of aluminum, has portions 
	
may be created by thermal oxidation of SiC known in the art. 	 38A and 3813, respectively deposited on the central regions 
In other embodiments, the S'0 2 is deposited by conventional 45 36132 associated with source electrode 30 and the central 
	
S'02 deposition methods and equipment known in the art. In 	 region 36131 associatedwith drain electrode 32. The device of 
	
other embodiments obvious to those skilled in the art, first 	 FIG. 13 is further fabricated and may be further described 
	
dielectric layer 34 may consist of other suitable dielectric 	 with reference to FIG. 14. 
	
materials known in the art, such as Si 3N4, Al2O31  or other 
	 FIG. 14 shows the device following etching that removes 
suitable materials that exhibit sufficiently insulating proper-  50 ohmic metal layer 36 in all regions except those protected by 
	
ties at desired operating temperatures. In yet another embodi- 	 the patterned contact masking portions 38A and 38B shown 
	
ment obvious to those skilled in the art, first dielectric layer 34 
	
in FIG. 13 and subsequent removal of contact masking layer 
	
may consist of multiple layers of different dielectric insulat- 	 portions 38A and 38B. This leaves behind contact metal 
	
ing materials. The first insulating dielectric 34 layer first 	 region 36131 that contacts the source electrode implant in 
covers the entire top surface of the device, except for via holes 55 central region 30A and contact metal region 36132 that con- 
	
that are patterned by photolithographic processing (known in 	 tacts the drain electrode implant in central region 32A. The 
	
the art) that enable electrical contacts to be subsequently 	 device of FIG. 14 is further fabricated and may be further 
	
made by metalizations (to be described) to the HET elec- 	 described with reference to FIG. 15. 
	
trodes. For example, FIG. 11 cross-section shows where first 	 FIG. 15 illustrates the device thereof as having deposited 
dielectric layer 34 has been removed from regions overlying 60 thereon a patterned second dielectric insulating layer 40, pref- 
	
implanted source electrode 30 and implanted drain electrode 	 erably comprised of silicon nitride insulator about 1 
32. 	 micrometer in thickness. The layer 40 is first deposited on all 
	
In the cross-sectional schematic of FIG. 11, the insulating 	 of the elements 34, 36131 and 36132, and then photolithogra- 
	
dielectric 34 has an inner region 34A and outer regions 34B. 	 phy is used to protect all second dielectric insulting layer 
The outer region 34B has lip portions 34131 and 34132. The lip 65 regions except portions above 36131 and 36132 from subse- 
	
portion 34131 covers an outer edge of electrode 32 as well as 	 quent etching. The regions above 36131, and 36132 are then 
	
outer portion 22135 of the self-aligned nitrogen-implant 22B. 	 etched to form vias in these regions, so as to provide the 
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arrangement shown in FIG. 15. In other embodiments obvi-
ous to those skilled in the art, second dielectric layer 40 may 
consist of other suitable dielectric materials known in the art, 
second dielectric layer 40 may consist of other suitable 
dielectric materials known in the art, such as S'0 2, Al2O31  or 5 
other suitable materials that exhibit sufficiently insulating 
properties at desired operating temperatures. In yet another 
embodiment obvious to those skilled in the art, second dielec-
tric layer 40 may consist of multiple layers of different dielec-
tric insulating materials. In FIG. 15 it should be noted that the io 
central portion 40A has a hat like structure having a top 
portion 40A1 with an upper and lower surface thereon and an 
extension portion 40A2. The device of FIG. 15 is further 
fabricated and may be described with reference to FIG. 16. 
FIG. 16 illustrates the cross-section of the device of FIG. 15 
15 as having deposited and patterned thereon a first intercon-
necting metal 42. More particularly from FIG. 16, it should be 
noted that the metal layer 42 covers some of the side portions 
4013, central contact metal regions 36131 and 36132, and all of 
central portion 40A, except for the top surface of that 40A1, 20 
all of which were illustrated in FIG. 15. The deposition and 
photolithographic patterning of metal layers that can serve as 
interconnecting metal is known in the art, using either a 
patterned etch process or a liftoff process both of which are 
known in the art. The arrangement of layer 42 of FIG. 16 is 25 
achieved by first depositing layer 42 and patterned etching to 
remove the metal layer 42 from desired regions such as the top 
surface of the hat 40A1. The device of FIG. 16 is further 
subjected to additional fabrication steps, which may be fur-
ther described with reference to FIG. 17. 30 
FIG. 17 illustrates the cross-section of the device thereof as 
having deposited thereon a patterned third dielectric insulat-
ing layer 44, preferably comprised of silicon nitride insulator 
about 1 micrometer in thickness. The third dielectric layer 44 
is first deposited on all of the elements and then photolithog- 35 
raphy is used to protect all regions except where contact vias, 
such as region 44A2 of FIG. 17, to enable subsequent elec-
trical connection between first metal interconnecting metal 
42 and second metal interconnecting metal (to be described 
with respect to FIG. 18) are desired. The vias, such as region 40 
44A2, in the third dielectric insulating layer 44 are then 
etched to, so as to provide the arrangement shown in FIG. 17. 
In other embodiments obvious to those skilled in the art, third 
dielectric layer 44 may consist of other suitable dielectric 
materials known in the art, such as S'0 2, Al2O31  or other 45 
suitable materials that exhibit sufficiently insulating proper-
ties at desired operating temperatures. In yet another embodi-
ment obvious to those skilled in the art, third dielectric layer 
44 may consist of multiple layers of different dielectric insu-
lating materials. 50 
FIG. 17 shows that the device of FIG. 16 now has an 
additional insulating dielectric layer 44 thereon. More par-
ticularly, the layer 44 is of an insulating dielectric layer that 
has a lip portion 44A having inner 44A1, middle 44A2 and 
outer 44A3 regions. Further, the layer 44 of FIG. 17 is pro- 55 
vided by first applying an insulating dielectric layer 44, so as 
to cover all of layers 42 and the top surface of hat 40A1. The 
device of FIG. 17 is then masked and etched, so as to provide 
for the middle region 44A2. The device of FIG. 17 is further 
fabricated and may be described with reference to FIG. 18. 60 
FIG. 18 shows that portions of the third dielectric layer 44 
and via 44A2, are covered with a second interconnecting 
metal 46. The patterned via 44A2 whose formation was 
described above with respect to FIG. 17 enables, when 
desired by circuit design needs, electrical connection 65 
between first interconnect metal 42 and second interconnect 
metal 46. Using first and/or second interconnect metals to 
electrically connect multiple JFET transistors residing across 
substrate 10, integrated circuits can thus be formed using this 
process in a manner known in the art. The device of FIG. 18 
is subjected to further fabrication steps, which may be 
described with reference to FIG. 19. 
FIG. 19 illustrates the cross-section of the device thereof as 
having deposited thereon a patterned fourth dielectric insu-
lating layer 48, preferably comprised of silicon nitride insu-
lator about 1 micrometer in thickness. The fourth dielectric 
layer 48 is first deposited on all of the elements and then 
photolithography is used to protect all regions except where 
vias, such as region 48A2 of FIG. 19, to enable subsequent 
electrical connection to the second metal interconnect 46 and 
bonding metal (to be described with respect to FIG. 20). The 
vias, such as via 48A2, in the fourth dielectric insulating layer 
48 are then etched so as to provide the arrangement shown in 
FIG. 19. In other embodiments obvious to those skilled in the 
art, fourth dielectric layer 48 may consist of other suitable 
dielectric materials known in the art, such as S'0 2, A12031  or 
other suitable materials that exhibit sufficiently insulating 
properties at desired operating temperatures. In yet another 
embodiment obvious to those skilled in the art, fourth dielec-
tric layer 48 may consist of multiple layers of different dielec-
tric insulating materials. The fourth insulating layer 48 has a 
lip region 48A which, in turn, has inner, middle, and outer 
regions 48A1, 48A2, and 48A3. The device of FIG. 19 is 
further fabricated and may be described with reference to 
FIG. 20. 
FIG. 20 shows an additional bonding pad layer 50, which 
covers via regions 48A1, that facilitates electrical connection 
with second interconnect metal 46. The bonding metal estab-
lishes a bonding pad 52 suitable for making electrical con-
nection to a high temperature electronic chip package. In 
some embodiments, such as described in the technical article 
of L. Y. Chen, et al, entitled "Packing of Harsh Environment 
MEMS Devices" contained inthe MEMS Handbook (Second 
Edition 2006) published by CRC Press, Coca Raton, Fla., 
bonding pad 52 is bonded to gold wire in a manner known in 
the art that carries electrical signals from the bondpad to the 
chip package. The structure shown in FIG. 20 is generally 
identified with reference 54, which is a device, e.g., JFET 
produced by the practice of the present invention. 
It should now be appreciated that the practice of the present 
invention provides for a JFET semiconductive device 54 hav-
ing embodied therein self-aligned nitrogen-implant 22. The 
benefits of this JFET 54 having the self-aligned implant 22 
over prior art devices, may be further described with refer-
ence to FIGS. 21-23. 
FIG. 21, comprised of FIGS. 21A, 2113, and 21C shows a 
simplified schematic cross-section of a JFET 54 fabricated in 
accordance with the principles of she present invention, while 
FIGS. 22 and 23 comprised of FIGS. 23A, 23B and 23C, 
respectively illustrate the simplified schematic cross-sections 
of JFETs 56 and 58 having the shortcomings of the prior art 
processes with respect to devices 56 and 58 operations. 
JFET devices 54 and 56 and 58 each has a p(—) epitaxial 
layer 60 (same as 12B FIG. 7A), and a n-channel epitaxial 
layer 62 (same as 14B in FIG. 7A), a p+ epitaxial layer gate 
region 64 (same as 16A in FIG. 11), a dielectric element 68 
(same as 34A in FIG. 11), a source contact 70 (same as 36131 
in FIG. 14), a source implant 72 (same as 30A in FIG. 14), a 
drain contact 74 (same as 36132 in FIG. 14), and a drain 
implant 76 (same as 32A in FIG. 14). A channel-to-substrate 
p-n junction 78 (same as 13A in FIG. 6A) is formed by the 
junction of the p(—) epitaxial layer 60 and n-epitaxial channel 
layer 62, while a gate-to-channel p-n junction 80 (same as 
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11B in FIG. 6A) is formed by the junction of the p+ epitaxial 	 versus depth distribution. The implanted n-type dopant ver- 
layer gate 64 and the n-epitaxial channel layer 62. 	 sus depth profiles are illustrated (in simplified manner) by the 
Because the drain implant 76 of the n-channel. JFET 	 peaks 94 and 96 in the doping shown in plots 99 and 100 of 
devices 54, 56 and 58 is operated at positive voltage, some 	 FIG. 23C and FIG. 23B, respectively. It is important to recall 
injection (and trapping) of electrons into the dielectric layer 5 that both FIG. 23B and FIG. 23C n-type doping profiles 92 
68 on the SiC surface 82 of JFET devices 54,56 and 58 occurs 	 and 90, respectively, are the result of self-aligned ion implan- 
between the p+ gate region 64 and positively biased drain 	 tation process with differences, to be described, from the 
contact 74. This injection and trapping of negatively-charged 	 self-aligned process illustrated in FIG. 4 and to be further 
electrons is anticipated under operation at high temperature 	 described with reference to FIG. 21. 
of all the JFET devices 54, 56 and 58. In particular, mobile 10 	 As previously mentioned with respect to FIG. 4 and now 
electrons will be attracted to the SiC dielectric interface near 	 with reference to FIG. 23, an important requirement of the 
the drain contact 74 by both the positive drain voltage and the 	 self-aligned nitrogen implant is that for the region where p+ 
pn junction electric field of the reverse biased substrate chan- 	 gate 16A (same as 64) exists that the self-aligned implant 22 
nel p-n junction 78. The buildup of negative charge in this 	 not penetrate into the underlying n-type epitaxial layer 62, 
region of the dielectric, (i.e., near the SiC dielectric interface 15 consistent with the dopant versus depth profile 90 shown for 
between the p+ gate region 64 and drain contact 74) forms 	 the gate region in FIG. 23C. This imposes an upper limit on 
depletion region 98 and trapped charge region 86. 	 the implant depth (proportional to implant energy known in 
With first reference to FIG. 22, it is seen that this prior art 	 the art) of the self-aligned implant. Thus, the depth of the 
JFET 56 does not have a self-aligned nitrogen-implant. 	 implant in the region between the gate and drain, whose 
Because of the lacking self-aligned nitrogen-implant, the 20 dopant versus depth profile is illustrated in FIG. 23B is 
negative interface charge in region 86 that builds up with 	 restricted to the relatively shallow depth less than the thick- 
operating time at high temperature disadvantageously 	 ness of the p+ gate 64. Thus, the peaks of the dopant 94 and 96 
increasingly and forms (via well-known electrostatic repul- 	 (shown in FIGS. 23B and 23C, respectively) added by the 
sion) depletionregion 98 in the underlying doped channel it is 	 self-aligned ion implantation 88 in JFET 58 at outline B-B' 
known in the art that such depletion regions 98 are mostly 25 resides near the SiC surface. As will be described below, it is 
devoid of mobile carriers that carry current in majority carrier 	 disadvantageous that the peak n-type dopant concentration 
devices such as JFETs. In other words, the mobile electrons 	 occurs very close to the top SiC surface very near corner 102 
that carry current for the JFET 56 are repelled from the fixed 	 of the gate-to-channel p+n junction 80. 
negative charge 86 built up in the dielectric element 6$, which 	 While it has benefits for stability of device 58 of FIG. 23 
results in depletion region 98 in the epitaxial n-channel 62 so described above, the increased implanted dopant for the self- 
between the edge of the gate region 64 and drain implant 76. 	 aligned implant 88 at the corner 102 of the pn junction gate 
It is known in the art that each negatively charged electron 	 (between p+ gate region 64 and epitaxial layer 62) also has the 
trapped in the dielectric, such as dielectric element 68, will 
	
disadvantage of decreasing the breakdown voltage and 
correspondingly remove a current carrying mobile electron 	 increasing the leakage of the pn gate junction 80 between the 
from the n-channel region 62 underlying thereof and increas-  35 p+ gate region 64 and n-channel epitaxial layer 62. The fact 
ing the downward penetration extent of depletion region 98. 	 that the breakdown voltage of a p+n junction (such as 80) 
The reduction of mobile carriers in the n-layer 62 in the region 	 decreases with increasing doping on the n-side of the j unction 
underneath the negative interface charge region 86 in turn 	 is well known in the art. A description of this can be found in 
increases the resistance of the n-layer region, which undesir- 	 "The PN Junction Diode", 2'° edition by G. W. Neudeck 
ably decreases the current and gain of JFET. This effect can be 40 (Reading, Mass.: Addison-Wesley Publishing, 1989) pp 
somewhat mitigated by the addition of a shallow self-aligned 
	
75-82, as well as many other textbooks used in the art. This 
implant 84 as depicted in FIG. 23. 	 fact imposes an upper limit on the amount of n-type doping 
By providing extra electrons to the n-layer, the extra n-type 	 that can be added by the self-aligned implant 98 of JFET 58, 
channel dopant provided by the shallow self-aligned implant 	 in order for the transistor to successfully operate at a desired 
84, shown in FIG. 23A decreases the resistance of the n-layer 45 voltage in a desired (integrated) circuit application. If the dose 
carrying current in the region between the p+ gate region 64 	 of the n-type self aligned implant 98 is made too high in an 
and the drain contact 74 as well as the drain implant 76. This 	 effort to make the n-type channel more immune from trapped 
decrease greatly shrinks the extent of the depletion (and 	 charge 86, the p+n junction 80 will fail at corner 102 at too 
resulting JFET 58 channel resistance change) caused by 	 low of a gate-to drain voltage for the HET to be useful. 
trapped charge region 86 near the dielectric/SW interface, 50 The present invention embodied by WET 54, shown in 
that is, depletion region 98. The more n-type dopant that is 	 FIG. 21 reduces and even eliminates these drawbacks of prior 
implanted for the self-aligned implant 84, the less effect the 	 art devices 56 and 58. FIG. 21A Shows the simplified cross- 
trapped interfacial electron charge region 86 has on the resis- 	 section of the JFET fabricated in accordance with the present 
tance of the JFET 58 channel to advantageously carry current. 	 invention having deeper self-aligned implant 104. FIG. 21B 
Thus, the self-aligned n-type implant 84 is important to 55 shows the resulting dopant versus depth profile taken through 
achieving very stable device operation as negative electron 	 cut line B-B' of FIG. 21A, more particularly, where the self- 
charge gets injected and trapped in the dielectric 68. 	 aligned implant 104 intersects the edge of the p+ gate region 
FIG. 23B shows a dopant versus depth profile taken 	 64. FIG. 21C shows the resulting dopant versus depth profile 
through cut-line B-B' of FIG. 23A which, in turn, is through 	 taken through cut line C-C. Though not present in the final 
the self-aligned implant 84 region and its intersection with the 6o device 54 of FIG. 21, FIG. 21A shows, in phantom, the etch 
etched p+ gate 64 as illustrated in FIG. 23A. FIG. 23C shows 	 mask 18, previously described with reference to FIG. 3, hav- 
a dopant versus depth profile 90 taken through the middle of 
	
ing a thickness 18B. In particular, the presence of this etch 
the p+ gate region 64 as illustrated by cut-line C-C' in FIG. 	 mask 18, previously described with reference to FIG. 3, hav- 
23A. FIG. 23B shows a dopant versus depth profile 92 taken 	 ing a thickness 18B. In particular, the presence of this etch 
through the cutline B-B' in FIG. 23A. 	 65 mask 18 stops the ions implanted during the self-aligned 
As known in the art, ion implantation process adds a 	 implant from penetrating below the p+ gate region 64, so long 
peaked, approximately Gaussian (known in the art), dopant 	 as a sufficient thickness 18B of first etch mask 18 is 
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employed. In particular, the thickness of the first etch mask 18 
	
because first peak doping 110 and second peak 116 doping are 
of FIG. 3 should exceed the sum of the expected peak depth 	 accomplished simultaneously via the same ion implantation 
112 of the implant 104 plus the expected straggle 114 (known 	 step (with same dose and same implantation energy), bounds 
in the art) of the implant 104, to be further described with 	 with both upper and lower limits for both the first and second 
reference to FIGS. 21B and 21C. 	 5 peaks 110 and 116, respectively, dopings are automatically 
Due to the presence of the first etch mask 18, as illustrated 
	
imposed by the combination of the abovementioned respec- 
in FIG. 3 and particularly FIG. 4, the self-aligned implant 104 	 tive restrictions to first peak doping 110 and second peak 
of JFET 54 provides for deeper insertion of the self-aligned 
	
doping 116. 
implant 104 (via higher energy implantation) relative to the 	 In the practice of the present invention JFET devices 54 
top surface of epitaxial layer 62 in the regionbetween the gate io were electrically operated continuously at least 500° C. for 
region 64 and drain implant 74. The ability to perform self- 	 over 10,000 hours in an air ambient with less than a 10% 
aligned implant 104 significantly, deeper (i.e., with higher 	 change in operational transistor parameters, such as threshold 
energy) as depicted in FIG. 21 relative to that of FIG. 23, and 	 voltage, saturation current, transconductance, and drain-to- 
favorably enables lower leakage current and higher operating 	 source resistance. 
breakdown voltage of the JFET 54 gate p+n junction 80 to be 15 	 It should now be appreciated that the practice of the present 
maintained, while at the same time allowing for increased 
	
invention provides a foundation element 26 shown in FIG. 7 
dose of implanted doping 104 that further improves the 	 upon which further fabrication steps, shown in FIGS. 8-20, 
immunity of NET 54 to resistance change caused by electron 	 are performed to produce a JFET 54, shown in FIGS. 20 and 
interfacial charge trapping 86 in the dielectric element 68. 	 21, having durable and stable electrical functionality of high 
FIGS. 21C and 21B illustrates dopant versus depth profiles 20 temperature transistors and integrated circuits. The JFET 54 
106 and 108, respectively. FIG. 21C illustrates a first peak 	 may be electrically operated continuously at least 500° C. for 
doping 110, a first peak depth 112 and a first straggle 114 into 	 over 10,000 hours in an air ambient with less than a 10% 
the p+ gate region 64 that occurs along cross-section C-C'. 	 change in operational transistor parameters. 
Similarly, FIG. 21B illustrates a second peak doping 116, a 	 The invention has been described with reference to pre- 
second peak depth 118, and a second peak straggle 120 into 25 ferred embodiments and alternates thereof. It is believed that 
the n-epitaxial layer 62 that occurs along cross-section 8-8'. 	 many modifications and alterations to the embodiments as 
As illustrated by comparing FIG. 21B to FIG. 2313, the 	 described herein will readily suggest themselves to those 
peak 116 of the profile 108 of FIG. 21B of the implanted 	 skilled in the art upon reading and understanding the detailed 
n-type dopant near corner 98 is located significantly deeper 	 description of the invention. It is intended to include all modi- 
for JFET 54, further from the p+n junction corner 102 than for 30 fications and alterations insofar as they come within the scope 
prior art JFET 58 shown in FIG. 23B by way of peak 96 of 	 of the present invention. 
profile 92. This movement of the peak from that of FIG. 23B 
	
The invention claimed is: 
to that of FIG. 2113, allows for more total dopant (i.e., dose, 	 1. A foundation element for JFET semiconductor devices 
proportional to the area under the doping vs. depth profile) to 	 that may be operated at temperatures of at least 500° C. for a 
be implanted before the n-type doping level at p+n junction 80 35 duration of 10,000 hours, the foundation element comprising: 
(graphically illustrated as ND
, 
in FIG. 21B and FIG. 2313) at 	 • wide band gap material serving as a substrate; 
corner 102 exceeds a value needed to maintain desire JFET 
	
• first layer of p-type material on top of the substrate; 
operating voltage (i.e., drain-to-gate breakdown voltage). 	 • second layer of n-type material on top of the first layer; 
Since more implanted dopants are available to counteract the 	 • third layer of p+ type material on top of the second layer; 
charge 86 that gets trapped in the dielectric element 68 during 40 	 A first masking layer on top of the third layer wherein 
device operation, the device of FIG. 21 may operate with 	 etching removes all of the third layer except for a portion 
greater high temperature stability than the device of FIG. 23. 	 laying under the first masking layer so as to form a first 
Thus, this implementation of the present invention of the 	 element (comprised of a portion of the third layer) and a 
deeper self-aligned implant 104 of FIG. 21 with correspond- 	 second element (comprised of a portion of the second 
ingly higher self-aligned implanted dose for the same JFET 45 	 layer) of the p+ gate region; and 
peak operating voltage, realizes the best tradeoff of high 
	
• self-aligned ion implant of an n-type dopant, carried out 
temperature device stability and JFET peak operating volt- 	 at room temperate, and implanted into a self-aligned 
age. 	 implant region provided at the union of both the first and 
With reference to both FIGS. 21B and 21C, the self-aligned 	 second elements of the p+ gate region. 
implant 104 of n-type dopant has (1) a first peak doping 110 50 	 2. The foundation element of claim 1, wherein the first 
(2) a first peak depth 112, and (3) a first straggle 114 into the 	 layer ofp-type material is grown using a dopant concentration 
p+ gate region 64. The self-aligned implant 104 further has 	 of less than 2x10 17 CM 3 . 
(4) a second peak doping 116 (5) a second peak depth 118, 	 3. The foundation element of claim 2, wherein the second 
and (6) a second straggle 120 into the n-type epitaxial layer of 	 layer of n-type material is grown using a dopant concentration 
n-type wide band gap material located beneath the exposed 55 of less than 1-2x10 17 CM 3 . 
n-type wide band gap material surface, wherein the sum of the 	 4. The foundation element of claim 3, wherein the third 
first peak depth 112 plus the first straggle 114 is less than the 	 layer of p+ type material is grown using dopant concentration 
sum of the p+ thickness of the gate region 64 and the first 	 of 1018 CM  -3 to about 1022 CM 3 . 
masking layer 18 thickness 18B. The first peak doping 110 
	
5. The foundation element of claim 4, wherein the first 
being less than 50% of the p+ doping density of the highly 60 layer ofp-type material is grownusing a dopant concentration 
conductive first epitaxial layer 16 of FIG. 4 (layer patterned to 	 of less than 1 x1016 CM -3 .  
form gate 64 of FIG. 21) of highly conductive p+ type wide 	 6. The foundation element of claim 5, wherein the thick- 
band gap material. The p-type doping density of layers 16 	 ness of the first layer of p-type material is approximately 4 to 
(same as 64) is shown in FIGS. 21B and 21C by the symbol 	 30 micrometers. 
NA ,. Further, the second peak doping 116 is greater than 65 	 7. The foundation element of claim 6, wherein the thick- 
twice the n-type epilayer 14 (same as 62) doping density that 	 ness of the second layer of n-type material is approximately 
is shown in FIGS. 21B and 21C by the symbol N P,. Note that 	 0.2 to 0.4 micrometers. 
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8. The foundation element of claim 7, wherein the thick-
ness of the third layer ofp+ type material is approximately 0.1 
to 0.5 micrometers. 
9. The foundation element of claim 1, wherein the first 
layer of p-type material includes the controlled introduction 
of p-type impurities. 
10. The foundation element of claim 1, wherein the second 
layer (n-type) doping density exceeds twice the first layer 
(p-type) doping density. 
11. The foundation element of claim 1, wherein the third 
layer (p+ type) doping density is greater than approximately 
twice the second layer (n-type) doping density. 
12. The foundation element of claim 1, wherein the n-type 
dopant for the self-aligned ion implantation is nitrogen. 
13. The foundation element of claim 12, wherein the nitro-
gen concentration is approximately 3.6x1012 CM  -2 .  
14. The foundation element of claim 13, wherein the 
implant energy is 70 keV. 
15. The foundation element of claim 14, wherein an ion 
implanter machine carries out the implantation. 
16. The foundation element of claim 1, wherein the self-
aligned implant of n-type dopant has (1) a first peak doping; 
(2) a first peak depth; and (3) a first straggle into the p+ gate 
region. 
20 
17. The foundation element of claim 16, wherein the self-
aligned implant further includes (4) a secondpeak doping; (5) 
a second peak depth; and (6) a peak straggle into the second 
layer. 
5 	 18. The foundation element of claim 17, further compris- 
ing depositing and patterning a second masking layer having 
a predetermined thickness on (1) the p+ gate region and (2) 
the nitrogen-implant region abutting the p+ gate region and 
extending outward therefrom. 
10 	 19. The foundation element of claim 18, further compris- 
ing etching to form the 7FET n-channel so as to form an 
n-channel mesa by progressively removing the first, second, 
and third layers to a depth that removes all of the third layer 
15 and second layer except in predetermined regions beneath the 
first and second masking layers. 
20. The foundation element of claim 17, wherein the sum 
of the first peak depth plus the first straggle is less than the 
sum of the third layer thickness and the first masking layer 
20 thickness; and the first peak doping being less than 50% of the 
third layer doping density; and the second peak doping being 
greater than twice the second layer doping density. 
